

1/31

FIG 1






FIG 2




2/31




3/31

FIG 3 (Continued)





4/31



5/31

FIG 4





7/31

FIG 6







FIG 7



8/31



9/31

FIG 10








FIG 11



10/31



11/31



12/31

FIG 15






FIG 16





13/31



FIG 17



14/31



15/31



16/31

FIG 22







FIG 23





17/31



Note: In case of user error, the System goes in Wait State.



18/31



19/31

FIG 28






FIG 29




20/31

FIG 30



Note: In case of user error, the System goes in Walt State.

FIG 31



21/31

FIG 32





FIG 33



22/31

FIG 34





FIG 35



23/31

FIG 36






FIG 37



24/31

FIG 38



25/31

FIG 39





FIG 40



26/31





FIG 42



27/31

FIG 43





FIG 44



28/31

FIG 45







FIG 46



29/31



30/31

FIG 49






FIG 50



31/31

FIG 51



Note: In case of user error, the System goes in Wait State.